Abstract. This paper presents the implementation of an adaptive contour detection filter on field programmable gate array (FPGA) using a combination of hardware and software components. The proposed system locates contours from a calculation of Gradient in preferred directions while quantifying the importance of the outline with a wise thresholding. The dedicated algorithm is implemented in an FPGA Xilinx Spartan 6, and results are displayed in a VGA monitor. The FPGA offers the necessary performance for image processing and video in real time, while maintaining the flexibility of the system to support an adaptive algorithm. Simulation results and synthesis proposed edge detection processor on FPGA chip demonstrate the efficiency of proposed architecture.
Introduction
The goal of edge detection is to produce something like a line drawing of an image. In practice we will look for places in the image where the intensity changes quickly. Observe that, in general, the boundaries of objects tend to produce sudden changes in the image intensity.
For example, different objects are usually different colors or hues and this causes the image intensity to change as we move from one object to another. In addition, different surfaces of an object receive different amounts of light, which again produces intensity changes. Thus, much of the geometric information that would be conveyed in a line drawing is captured by the intensity changes in an image. Unfortunately, there are also a large number of intensity changes that are not due to geometry, such as surface markings, texture, and specular reflections. Moreover there are sometimes surface boundaries that do not produce very strong intensity changes. Therefore the intensity boundary information that we extract from an image will tend to indicate object boundaries, but not always.
The detected edges are materialized by the intensity breakdown in the image in a given direction. Several methods exist to detect the break. Some of them are more or less complex. Others are more or less intensive computing.
In this work, we use the gradient measurement method for images followed by a judicious thresholding which allow to isolate the edge of the rest of the image. The algorithm is implemented in a FPGA device which is providing good performance of integrated circuit platform for research and development. Indeed, the FPGA technology has become an alternative for the implementation of software algorithms.
The results of edge detection algorithm implemented in FPGA are displayed on a VGA screen continuously. The image will be stored in a block memory in FPGA. Then, the algorithm reads the image of memory and stores the processed image back into memory. VGA controller designed reads the processed image from memory and displaying it.
We choose in our work the Xilinx Spartan6 circuit which offers the performance required in the real-time processing of image sequences, while retaining the flexibility of the system to support an adaptive algorithm.
Contour definition
In the image, a contour can be considered in different ways. Here we describe three main ways to consider a contour:
First, a contour can be seen as an abrupt change in the intensity of the image particularly for images in gray level [1] , there are several types of variations ( Figure 1 ). Thirdly, if we consider the image as a 2D signal, we can go in the frequency domain (Fourier transform or wavelet for example) [2] . In this case, a contour can be represented as the high frequency signal.
Edge detection principle with gradient
A local variation of intensity is a primary source of information in image processing. It's measured by the gradient [3, 4] vector function of the pixel [i, j].
The gradient in a discrete image
In an orthogonal coordinate system (Oxy) where (Ox) is the horizontal axis and (Oy) the vertical axis, the image gradient (or rather the luminance f) at any point or pixel coordinates (x, y) is denoted by:
The module of the gradient quantifies the importance of the contour highlighted, that is to say the magnitude of the jump intensity observed in the image:
The direction ⍺ ⍺ₒ of the gradient determines the present edge in the image. Indeed, the gradient direction is orthogonal to that of the outline:
The principle of edge detection by the use of the gradient is to calculate,in the first time, the gradient of the image in two orthogonal directions, then the gradient module. The next step is to make a selection of the most marked contours, that is to say the points of stronger contrast with adequate thresholding (see below). 
Mask with two elements
The correlation of the mask with a luminance image [5] , f (i, j) can be written:
Mask with three elements
The gradient calculation is achieved by means of two masks, the first performing a horizontal gradient, the second vertical gradient. The second mask is derived from the first by a rotation of Compared to previous, [6] , [7] this mask has the advantage of producing two effects. To calculate the gradient in one direction, and performs a smoothing in the orthogonal direction. This smoothing makes it a little less sensitive to noise than the previous mask. The origin of this mask is always the center pixel. The value of the constant C can take 1 or 2 to increase the effect of smoothing.
The output pixel obtained after filtering is: 
This equation shows the dual action: calculate on three lines the horizontal gradient then applied a vertical smoothing. Note:
The main interest of these masks is the ease of implementation and the speed of processing. Their disadvantage is their sensitivity to noise. However the detected edges are often quite large. According to the filters of three elements are the most used in industrial applications requiring real-time constraints. Figure 3 . processing of data streams in parallel.
Requirements image processing material

Hardware implementation on FPGA of the Xilinx family
For the implementation of our algorithm, we used the platform of Xilinx nexys3 Spartan-6 FPGA and VGA monitor to display results.
The algorithm was developed on Xilinx ISE interface and all the blocks are programmed in VHDL with the following block diagram: Our project consists of several blocks, which are other than VHDL programs:
Block program "Memory"
The "Memory" block that exists in the party IP (intellectual property) to the Xilinix software is configured according to the size of the image that will store, each memory cell contains 8 bits (8 bits is the value which is coded each RGB pixel).
Block program "Memory Playback"
Since the image is not necessarily the same size as the screen, the program is necessary for the correct positioning of the image on the screen.
Block program "VGA Screen"
The program's role to define. The VGA monitor is controlled by five 10-bit coded signals: red (3 bits), green (3 bits), blue (2 bits), horizontal sync and vertical sync 1 bit 1 bit. The three color signals, collectively known as the RGB signal are used to control the color of a pixel at a location on the screen. In order to produce other colors, each color analog signal is to be supplied with a voltage between 0.7 and 1.0 volts for varying the intensities of the colors.
Block program "Synchronization"
The program lets you synchronize the scanning of pixels on the screen of a horizontally and vertically. Signals are used to control the synchronization of the scanning speed. The horizontal synchronizing signal determines the time to scan one line, while the vertical synchronizing signal determines the time to scan the entire screen. By manipulating these signals, the images are formed on the monitor screen. 
Block program "algorithm"
It's the same principle previously defined in Part 3 for edge detection. The pixels after the conversion are always less than the total number of pixels. The upper limit guarantees that the operations depending on the FIFO list can be completed during the real-time processing period of a frame. FIFOs are implemented using multiple integrated M4K memory blocks, which are a size of 4 kbps each. The image of the edge detection result is stored in the blocks of RAM built in the Spartan-6 device. These large blocks of integrated RAM can be used to store temporarily the edge image when 2 bits are allocated to each pixel location.
Following diagram shows the different blocks implemented on the Xilinx ISE software: We used a test image with a resolution of 200x200. The module is fully pipelined where a resulting pixel is calculated at each clock cycle [10] . With this rate and the clock frequency, it is possible to treat more than 400 image frames at 200x200 resolutions.
The design is scalable to handle high-resolution images while maintaining the clock frequency used to treat standard resolution video at 30 frames per second, as well as computer vision applications at high speeds, which require more 80 fps.
It is possible to increase the frequency above 100 MHz by introducing more pipeline stages at the expense of increased resource utilization [11] . But the uses of high resolution images require a more powerful processor that exceeds the range Spartan, in talking about the Virtex range, high performance at frequencies exceeding 500MHz.
Conclusion
In this paper, we propose implementation of edge detection algorithms on a FPGA. The presented method is based on detection of the maximum gradient of the horizontal and vertical image, on the module of them and on the thresholding to select the strongest contours.
The results obtained show is the clear presence of all the contours that exist in the images (horizontal and
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5 vertical contours, circular forms and writings), the use of an FPGA-circuit spartan6 show its ability to manage images high resolution VGA output, while maintaining the clock frequency used (100Mhz) for processing image sequences with high resolution at 30 frames per second, as well as computer vision applications at high speeds, which require more than 80 fps.
